EmbDev.net

Forum: FPGA, VHDL & Verilog calling module in verilog


calling module in verilog
von Mina M. (Company: N/A) (mina)

Rate this post
• ▲ useful
▼ not useful 
Hi
 i have a problem in calling module in verilog that when i call a module 
that make alot of calculation( module calc) it gives me the o/p delayed 
a clock
 and also another module for ram and module for rom thats also delay one 
clock so when i take the delayed o/p from the (module calc) and but it 
in the (module RAM) it put the values at wrong places in the ram.

 module calc is consists of a module for lookuptable(module LUT) and 
another module for adding and subtract floating point(module addsub).

 i need a form of module that doesn't delay (what could make a delay in 
a module to avoid) because my system is consists of alot of modules in 
side each other.

 please help me if you can or if you have any suggestion.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: calling module in verilog
von Ale (Guest)

Rate this post
• ▲ useful
▼ not useful 
Well, you are rather vague on how the modules operate... you seem to 
want combinatorial results and you get clocked results. That seems to 
lead to timing problems. I'd suggest you get GTKWave, for instance, and 
analyze those vcd files in detail to see when the data arrive and when 
it is supposed to arrived.
A better/detailed explanation of what you have may also help...

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.