EmbDev.net

Forum: FPGA, VHDL & Verilog packages in vhdl


Author: Harry saluja (harry27)
Posted on:

Rate this post
0 useful
not useful
can anyone please help me with writing packages in vhdl. i need my own 
set of values in my package . i am using Xilinx ISE. what changes do i 
have to make in tool settings to write a package

Author: P. K. (pek)
Posted on:

Rate this post
0 useful
not useful
You are heavily posting with "basic" questions like this one, you could 
easily retrieving from a VHDL starting book or basic course or even the 
net if more convenient.

Maybe it would be a better approach to do a proper read-in, some "hello 
world stuff".

If you subsequently turn up with questions like "why are the values of 
my own package not visible in my architecture" or similar, some quys in 
here will fight each other to help you. But if you expect them to give 
you an 1:1 teaching, it might be difficult to find somebody willing 
to...

Author: PittyJ (Guest)
Posted on:

Rate this post
0 useful
not useful
I bought myself a book "the designers guide to VHDL" from Peter 
Ashenden.
There is a chapter 7, which describes lots of things about packages.
Amazon delivers this book free to your home.

Author: Harry saluja (harry27)
Posted on:

Rate this post
0 useful
not useful
thanks

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.