EmbDev.net

Forum: FPGA, VHDL & Verilog array in veriolg


array in veriolg
von timmy j. (Company: CPS) (geekocoder)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
i am trying to create a 2D array in verilog and trying to initiate the 
values....can anyone plz help me to figure out the flaw in the code 
(attached file)

Any help is highly appreciated

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: array in veriolg
von Oliver H. (ollih)

Rate this post
• ▲ useful
▼ not useful 
As far as I know, verilog doesn't support 2D-arrays. You may define a 
register with a special bitsize as an 1D-array:

reg [1:0] arr [7:0];  // a 2bit wide memory with 8 memory cells

there is no access to a random bit in this array, you may just write 
complete memory cells:

for( i = 0; i<8; i=i+1)   // my verilog simulator doesn't accept "i++"
begin
   for( j=0; j<2; j=j+1 )
   begin
     arr[i] = arr[i] | 1<<j;
   end
end

Report post Edit Delete Quote selected text Reply Reply with quote
Re: array in veriolg
von Lattice User (Guest)

Rate this post
• ▲ useful
▼ not useful 
>As far as I know, verilog doesn't support 2D-arrays.

Multidimensional arrays are supported since verilog 2001. But many 
toolchains default to verilog 95, even today.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.