EmbDev.net

Forum: FPGA, VHDL & Verilog Network On Chip


Network On Chip
von mansoor s. (Company: shahroodut) (mansoor64)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
Hi
Dose anyone have information about Network On Chip?
I'm reading about but I don't understand differences and task layer.
the network layers is define in attached paper.
If someone could explain it to me. If the
Do you know of a good article on this presentation or submit.
Thanks a lot

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Network On Chip
von Marcus H. (mharnisch)

Rate this post
• ▲ useful
▼ not useful 
A NoC abstracts from the traditional bus design. It provides interfaces 
for devices (master/slave) and is responsible for routing transactions 
between them. The internal routing method is the secret sauce that 
vendors use to differentiate their products. Latency, area and 
throughput are some of the interesting data points.

Cheers
Marcus

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Network On Chip
von mansoor s. (Company: shahroodut) (mansoor64)

Rate this post
• ▲ useful
▼ not useful 
That's right,
I realized that what is NOC.
I can not get difference between layers.
Physical,Network,Interface and application.
Thanks for your expline.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.