Forum: FPGA, VHDL & Verilog Network On Chip

Author: mansoor sharifi (Company: shahroodut) (mansoor64)
Posted on:
Attached files:

Rate this post
0 useful
not useful
Dose anyone have information about Network On Chip?
I'm reading about but I don't understand differences and task layer.
the network layers is define in attached paper.
If someone could explain it to me. If the
Do you know of a good article on this presentation or submit.
Thanks a lot

Author: Marcus Harnisch (mharnisch)
Posted on:

Rate this post
0 useful
not useful
A NoC abstracts from the traditional bus design. It provides interfaces 
for devices (master/slave) and is responsible for routing transactions 
between them. The internal routing method is the secret sauce that 
vendors use to differentiate their products. Latency, area and 
throughput are some of the interesting data points.


Author: mansoor sharifi (Company: shahroodut) (mansoor64)
Posted on:

Rate this post
0 useful
not useful
That's right,
I realized that what is NOC.
I can not get difference between layers.
Physical,Network,Interface and application.
Thanks for your expline.


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.