EmbDev.net

Forum: FPGA, VHDL & Verilog Virtex5 vs Virtex6


Author: Osama Al-Khaleel (aljarrah76)
Posted on:

Rate this post
0 useful
not useful
Hi there
I have synthesized the same code targeting both Virtex5 and Virtex6. I 
was expecting to get same number of LUTs because both of them have 6 
input LUTs. However number of LUTs for the case of Virtex5 was less than 
that of Virtex6 by approximately 30 LUTs. Is there any justification for 
this? Thanks

Author: Lothar Miller (lkmiller) (Moderator)
Posted on:

Rate this post
0 useful
not useful
Osama Al-Khaleel wrote:
> However number of LUTs for the case of Virtex5 was less than
> that of Virtex6 by approximately 30 LUTs.
Compared to a total sum of how many LUTs? 50 or 5000?

The amount of logic is only half of the story. A different FPGA has 
different routing ressources and different routing strategies. And maybe 
the logic uses less slices and the routing uses more slices. But also 
the Translate and the P&R algorithms are different....

Author: user (Guest)
Posted on:

Rate this post
0 useful
not useful
The P&R algorithms are heuristic algorithms

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.