EmbDev.net

Forum: FPGA, VHDL & Verilog System generator/ VHDL code generator/ partial reconfiguration


von deepak s. (dksagra)


Rate this post
useful
not useful
I need one help. Please sir if you able to help me i will be very 
grateful for your kind help.

There is one tool in Xilinx, System Generator.
I have prepare one architecture using blocks from Simulink in it. i am 
getting good results
then i have generate the VHDL code through HDL CODE GENERATION.

now i have a VHDL code of the same architecture.

my question is: Now i have to apply Partial Reconfiguration on this VHDL 
code. So Can we apply?
if yes then how can be?

I am looking forward to your reply.

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.