EmbDev.net

Forum: FPGA, VHDL & Verilog Generation of the clock of having a programmable data rate from 64bps to 30Mbps


von anjali k. (Company: iqi labs) (anjali)


Rate this post
useful
not useful
Hi, can any1 help me writing a program for generation of Clock having 
programmable data rate of 64bps to 30 Mbps by using DCM(Digital Clock 
Manager).
 Iam very new for this concept and i don't have any idea on this please 
help me.
 thanks in advance.

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
> by using DCM (Digital Clock Manager).
Which DCM?

> programmable data rate of 64bps to 30 Mbps
Out of which clock frequency?

To keep things short: tell AS MUCH AS POSSIBLE about your system and 
what you want to get helpful answers.

von PittyJ (Guest)


Rate this post
useful
not useful

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.