EmbDev.net

Forum: FPGA, VHDL & Verilog Writing a verilog code for some signals with their delays


von anjali k. (Company: iqi labs) (anjali)


Attached files:

Rate this post
useful
not useful
Hi, can any1 help me in writing a verilog code for some signals like 
CLK, CKE, RESET with their delays.
 I already written the code but with that there are some conflictions 
iam seing here so iam attaching my code as wel as related document 
please check it out .
 Thank you.

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.