EmbDev.net

Forum: FPGA, VHDL & Verilog for loop in vhdl


von priyanka k. (Company: student) (abc24)


Rate this post
useful
not useful
hi...

i want to know whether for loop in vhdl is synthesizable or not???

von Marius W. (mw1987)


Rate this post
useful
not useful
Yes, it is synthesizable. But it will create parallel logic.

Best regards,
Marius

von priyanka k. (Company: student) (abc24)


Rate this post
useful
not useful
Marius Wensing wrote:
> Yes, it is synthesizable. But it will create parallel logic.
>
> Best regards,
> Marius

so what it means parallel logic?

dose it creats any problem in design later?

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
> i want to know whether for loop in vhdl is synthesizable or not???
Yes it is, but it will produce completely different results than a 
loop in any software programming language!

> so what it means parallel logic?
In software a loop will be processed one loop after the other, in 
hardware ALL of the loops will exist next to each other. And the whole 
loop will be executed the very same time!

> dose it creats any problem in design later?
Try it with a short and simple sample code...
Or: show your code...

von priyanka k. (Company: student) (abc24)


Rate this post
useful
not useful
but there is any change in logic if we implement it with help of for 
loop??

von Andreas S. (andreas) (Admin)


Rate this post
useful
not useful
What logic? A change compared to what?

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.