EmbDev.net

Forum: FPGA, VHDL & Verilog VHDL Code with next statement.


von Omar S. (omar-saif)


Rate this post
useful
not useful
Dear All,
i wanna to understand this vhdl code please,

signal x,y : bit_vector(0 to 7);
A_loop: for i in x'range loop
b_loop: for j in y'range loop
next a_loop when i<j;
end loop b_loop;
end loop a_loop;

thanks,

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
> i wanna to understand this vhdl code please
> next a_loop when i<j;
You cannot understand anything, because this code makes no sense!
Its incomplete, something is missing...

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.