EmbDev.net

Forum: FPGA, VHDL & Verilog Need verilog HDL help


Author: Tu Xuan (Company: XuanTu) (stupid_genius)
Posted on:

Rate this post
0 useful
not useful
I have just study verilog HDL so I found some difficult about it. Can 
you help me this problem.
Tye Net Wand and Wor, I read some books say that they synthesize to AND 
and OR logic gate, others say they insert AND/OR gate at connection. But 
Wand and Wor when the driver have differrent strength it's not same AND 
or OR logic
Example:
wand z;
buff(pull1,weak0)(z,a);
buff(pull1,weak0)(z,b);
when a=1, b=0 the result as 1;
Help me, Thanks very much!

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.