EmbDev.net

Forum: FPGA, VHDL & Verilog Verilog Design


Author: littlestewie (Guest)
Posted on:
Attached files:

Rate this post
0 useful
not useful
hi,
I am trying to create a simple cpu using verilog but i couldn't.
I am using a logisim circuit as starting point.

This is the cpu desing.
http://a1202.hizliresim.com/u/v/31szg.png

This is the control unit
http://c1202.hizliresim.com/u/r/2yrng.png


i have added four important modules of this project.

This code doesn't work . Where is the problem?

thanks for any help

Author: Lothar Miller (lkmiller) (Moderator)
Posted on:

Rate this post
0 useful
not useful
> Where is the problem?
What does the simulation say?

Author: littlestewie (Guest)
Posted on:

Rate this post
0 useful
not useful
how can i run a simulation,

Author: Lothar Miller (lkmiller) (Moderator)
Posted on:

Rate this post
0 useful
not useful
> how can i run a simulation,
Depends on your toolchain...

Author: littlestewie (Guest)
Posted on:

Rate this post
0 useful
not useful
i am using altera de2 fpga board and
quartus ii web edition

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.