EmbDev.net

Forum: FPGA, VHDL & Verilog Implementation error


von panner s. (Company: sets) (panner224)


Rate this post
useful
not useful
I m simulated my code successfully and also generated the bit file.. 
while implemented in fpga v4 i m not getting the simulated output..

von user (Guest)


Rate this post
useful
not useful
aha, my crystal ball is out of order

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
> while implemented in fpga v4 i m not getting the simulated output..
And what do you get instead? What errors/warnings do you get during the 
implementation? What is your actual question?

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.