Forum: FPGA, VHDL & Verilog Transceivers in Cyclone IV GX

Author: Anonymous (Guest)
Posted on:

Rate this post
0 useful
not useful
Hello everybody,

is there no way to drive the CycloneIV GX Transceiver Hardware with less 
than the 600MBit mentioned in the datasheet? I'd like to make use of the 
hw-ser/des and 8b10b-parts of Cyclone IV GX but didn't want do be faster 
than 100 - 150 MBit for multi-FPGA-Communication (because of topology 

Thanks for answers.


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.