Forum: FPGA, VHDL & Verilog Generating a signal (a VHDL description) with a well-defined frequency in a FPGA

Author: issam sassi (Company: uqtr) (isamel85)
Posted on:

Rate this post
0 useful
not useful
In fact, I'm working on a project that aims to put a communication 
platform to interact with hydrogen sensor wirelessly.
The platform consists of an evaluation board from Xilinx ML505 (on which 
there is a Virtex 5) which will implement the baseband digital 
processing and another board (Software Defined Radio) for the analog 
front end that includes the blocks needed (modulator / demodulator, 
filter, LNA, PA, local oscillator) to communicate on the UHF band (900 
The platform requires a 12-bit DAC and an ADC 12-bit to adapt the two 
So I need help to generate a baseband signal (VHDL description) with a 
defined frequency, otherwise, I have trouble to describe the signal 
generator in VHDL

Author: martin (Guest)
Posted on:

Rate this post
0 useful
not useful
Look for  cordic


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.