EmbDev.net

Forum: FPGA, VHDL & Verilog VHDL Project with Verilog IP


VHDL Project with Verilog IP
von John Douglas (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hi there,

I have a project in VHDL and I want to buy some IP from Synopsys but the 
IP is written in Verilog.

Would I be able to use it in the project and synthesize it?

Thank you.

Regards,
John

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: VHDL Project with Verilog IP
von user (Guest)

Rate this post
• ▲ useful
▼ not useful 
It is possible, for FPGAs Xilinx and Altera allow a mixed synthesis 
(VHDL / Verilog)

Report post Edit Delete Quote selected text Reply Reply with quote
Re: VHDL Project with Verilog IP
von John (Guest)

Rate this post
• ▲ useful
▼ not useful 
Thanks a lot.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.