EmbDev.net

Forum: FPGA, VHDL & Verilog how to include verilogCSP macros in standard verilog


how to include verilogCSP macros in standard verilog
von vidhya a. (Company: student) (vidhya)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
hi

i'm in need to design a asynchronous router using verilogCSP.... To use 
this language i need to include some macros in standard verilog if i 
include this macros file using `include i'm getting error in tne macros 
file itself... here i'm attaching the macros file that is to be 
included... pls give me some suggestion how the macros can be included

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.