EmbDev.net

Forum: FPGA, VHDL & Verilog FT2232H in FT245 FIFO Mode - burst not working


Author: Thomas L. (thomers)
Posted on:
Attached files:

Rate this post
0 useful
not useful
Hi!

I am trying to burst data out of my Cyclone II via a FTDI FT2232H -Chip 
in FT245 FIFO mode (see FT245_fifo.png) as described in the FTDI 
Application Node 130 (see burst.png):
A write operation can be started when TXE# is low. WR# is brought low when the data is valid. 
A burst operation can be done on every clock providing TXE# is still low. The external system must monitor TXE# and its own WR# to check that data has been accepted. 
Both TXE# and WR# must be low for data to be accepted.

Debugging my design shows me, that the signal sequences fit the 
desciption (see ft232_burst.png), but I only receive 1 byte at the PC 
side, in fact the last one that is on the bus before WR# goes high (or 
WR_int low).

What am I doing wrong? Am i missing simething?

Cheers

Thomers

Author: eeprom (Guest)
Posted on:

Rate this post
0 useful
not useful
Did u set the 245 mode?
You have to have an external eeprom connected to the 232H and this 
eeprom must be programmed using the FTDI tools provided (the download 
page is a mess and afaik there is only a windows exe)

Author: eeprom (Guest)
Posted on:

Rate this post
0 useful
not useful
o i didnt see the picture. no clue then

Author: Thomas L. (thomers)
Posted on:

Rate this post
0 useful
not useful
yeah, the FTDI support is looking into it but has no clue yet as well.

does anyone have a working example/design that can actually burst data 
through the ft2232h?

Author: steffen (Guest)
Posted on:

Rate this post
0 useful
not useful
Hi Thomas,

I hope the topic is still active. Two things

1. OpenCores has an example for the Cyclon II with the FIFO
2. Did you set the FIFO mode in both Mode section in the EEPROM? Can you 
see the 60 MHz Clock? If yes then you are in the sync FIFO mode-

Steffen

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.