EmbDev.net

Forum: FPGA, VHDL & Verilog A Tiny FPGA design software with modern interface


Author: Micbot (Guest)
Posted on:
Attached files:

Rate this post
0 useful
not useful
Robei is a very tiny FPGA simulation tool with modern GUI interface. 
Here is the website:http://robei.com. It allow 15 days evaluation, and 
there are two video demos on website.

Author: Micbot (Guest)
Posted on:

Rate this post
0 useful
not useful
Small video demos shows on my website.

Author: Zonk-8000 (Guest)
Posted on:

Rate this post
0 useful
not useful
Well the application looks nice - really I see that you must have put 
some work into it.
I did not test it so far as I don't quite get what the advantage of this 
tool is compared to typing Code directly (s. the other thread it was 
basically already explained there).


You only show ultra simple examples (a counter... c'mon) - THAT is too 
easy even for beginners.

What is hard is to keep the overview of a full system with dozens or 
hundreds of such modules and to make them work together -  and simulate 
that properly.


And $100 for the Students license is waaaay to much for the average 
Student as they are used to get such small tools for free.
And then they shall also share the designs with you after they paid 
$100?
Sorry but WTF?!
That is a license term you can use with BETA TESTERS but not with actual 
customers... lol

Author: Micbot (Guest)
Posted on:

Rate this post
0 useful
not useful
Thank you for your suggestions. The advantage of this tool is design 
with visualization. Coding will be fine for verilog design, but compare 
reading code with seeing the model, the second one would be better. This 
tool also can reduce the mistakes in your design before going to code 
level. At the same time, it is a small tool, the biggest advantage is it 
will be used in PDA
systems.


The Robei FPGA design tool is targeting to entry level customers and try 
to reduce the knowledge requirement of FPGA. With this tool, high school 
student can play with FPGA with a little knowledge of verilog.

We break down complex system into small reusable models, so complex 
system will works fine.

The requirement of contribute code is for beta testers, and this 
requirement is no longer for student as we do not asking for code in 
fact. I need to check the released version, and that sentence should be 
deleted already. Thank you for your suggestion, if the sentence is still 
there, I can give a license for free.

I provided a lot of free licenses for those customers who send feed back 
to me. The software will keep improving and more features will be in the 
next version.

Author: Micbot (Guest)
Posted on:

Rate this post
0 useful
not useful
I already verified, it is a bug. Please contact me ASAP to get your free 
license. Thanks!

Author: Micbot (Guest)
Posted on:

Rate this post
0 useful
not useful
As you suggested, I already dropped the price from $100.00 to $25.00 for 
student only. Thanks for your suggestions.

Author: Zonk-8000 (Guest)
Posted on:

Rate this post
0 useful
not useful
Oh hey thanks for the offer :-) , but I just wanted to help you and 
emphasize again where the Problems are (most of this was already 
discussed in the other thread).
I already have such a graphical Tool - but it's way more powerful (and 
comes with extensive examples! hint *hint*).
It's more expensive, but with your old pricing it was not thaaat big 
difference.
New pricing is a lot more reasonable.

Author: Micbot (Guest)
Posted on:

Rate this post
0 useful
not useful
Zonk-8000, why not contact me for your free license as you provide some 
good suggestions. You can find my email address from my website. Thanks!

Author: Mehlbuttel (Guest)
Posted on:

Rate this post
0 useful
not useful
You should think of the main aspects, werea graphical tool will help:

1) overview
signals must be able to easily move between hierarchies.
hierarchies must by virually installed by wrapping components
and it must be able to undo this
design from top to buttom, not as usual from buttom to top by creating 
symbols and ading them together

2) Reduce Typing
-> automation of entity copying and transformation to components, 
mappings

when mooving out a component from a sub level, new signals must be 
invented to shift through the hierarchy

Author: Zonk-8000 (Guest)
Posted on:

Rate this post
0 useful
not useful
Well, in its current state it would not be of much use for me - as I 
already said I have a very powerful tool for such things and much more 
(but even with this I preferr typing Code directly).
Another problem is I am using VHDL only! ;-)

But a good cheaper and less complex alternative that only focusses on 
top-down hirarchy design (what Mehlbuttel said) would be welcome anyway.

Author: SuperWilly (Guest)
Posted on:

Rate this post
0 useful
not useful
>As you suggested, I already dropped the price from $100.00 to $25.00 for
>student only. Thanks for your suggestions.

How many licenses did you already sell ?

:-) SuperWilly

Author: Micbot (Guest)
Posted on:

Rate this post
0 useful
not useful
I sold very few licenses, but I provide a lot of free licenses as the 
exchange of good suggestions. So I collected many useful suggestions, 
which I can realize them in the next version. That would be much more 
valuable than money.

Thanks!

Author: Micbot (Guest)
Posted on:

Rate this post
0 useful
not useful

Author: Micbot (Guest)
Posted on:

Rate this post
0 useful
not useful
Robei 2.0 released. It is completely free for personal, education and 
research use. The software interface is much easier than 1.0 version and 
the size is only 5Mbits. Very tiny software but still can perform the 
simulation task.
http://robei.com

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.