EmbDev.net

Forum: FPGA, VHDL & Verilog Logarithm Calculator


Author: John Hardy (Company: Student) (bibliomaniaster)
Posted on:

Rate this post
0 useful
not useful
do anyone know how to implement
Logarithm calculator (input up to a 32-bit number and get its base 2, 
base 10 and base 'e' logs)

Author: zipp (Guest)
Posted on:

Rate this post
0 useful
not useful

Author: John Hardy (Company: Student) (bibliomaniaster)
Posted on:

Rate this post
0 useful
not useful
Thanks for the information.

But, how can I implement this in Verilog ?

Author: zipp (Guest)
Posted on:

Rate this post
0 useful
not useful
The first part is aligning the number such that the leading bit is one. 
This done by a multiple shift. The second is basically a table. Or a 
table with interpolations.

Author: Hallbergmoser (Guest)
Posted on:

Rate this post
0 useful
not useful
For small bit sizes, you can implement totally it with a table.

Author: John Hardy (Company: Student) (bibliomaniaster)
Posted on:

Rate this post
0 useful
not useful
Will you please send me, the coding of this program ....

Author: Marco (Guest)
Posted on:

Rate this post
0 useful
not useful
I can provide you with a code and a license to use it in professional 
applications. The code is scalable to 64 Bit wide input vectors and 
works for base "e". In conjunction with a pre calculated value of 
1/ln(2) or 1/ln(10) you can directly multiply it with the result and 
obtain all bases you want to have.

I would charge you with €199,- + VAT, payment by bank wire transfer.

Please drop me a note.

Author: Paolo (Guest)
Posted on:

Rate this post
0 useful
not useful
I am interested in this core. Can you sent a kind of demo in shape of a 
ngc for xilinx for instance?

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.