EmbDev.net

Forum: FPGA, VHDL & Verilog verilog - print to file a 3d array


Author: Uzi Co (Company: uzico Inc.) (uzicohen10)
Posted on:

Rate this post
0 useful
not useful
Hi,
How do i export to file a 3d array in verilog?
usually i use writememh with  2d arrays

example:
   Declaration:
   reg [7:0] arr [31:0];

   write to file:
   $writememh("PrintedArr.txt",arr);

Tnx in advance.

Author: Marcus Harnisch (mharnisch)
Posted on:

Rate this post
0 useful
not useful
Uzi Co wrote:
> How do i export to file a 3d array in verilog?
> usually i use writememh with  2d arrays
>
> example:
>    Declaration:
>    reg [7:0] arr [31:0];
>
>    write to file:
>    $writememh("PrintedArr.txt",arr);

Strictly speaking this is a 1d array of vectors (aka memory). And just 
to be a PITA, I would like to remind you that $writememh is not part of 
IEEE-1364 2005. So either you are using a vendor extension or IEEE-1800 
2005 (SystemVerilog).

The point of $writememh is to store data in a way that can be read back 
using $readmemh. Since the latter can fill only memories (1d arrays), 
what would you expect as output of $writememh? In any case you could 
just use write your own function and use $sformat or $psprintf (which is 
also non-standard, but widely supported).

Hope this helps
Marcus
http://www.doulos.com/knowhow/verilog_designers_guide/

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.