EmbDev.net

Forum: FPGA, VHDL & Verilog verilog module to NULL


von korte (Guest)


Rate this post
useful
not useful
I created a complex module.
Not all output using all the time.
How can I redirect the unused outputs too "null".

sample:

 uart_rx rx1 (.reset(uart_rst),
  .rxclk(baud_clk),
  .rx_read(rs),
  .rx_data(data),
  .rx_in(rx),
  .rx_empty( to null),
  .rx_busy(to null)

von Guest (Guest)


Rate this post
useful
not useful
Just dont use them:
1
 uart_rx rx1 (.reset(uart_rst),
2
  .rxclk(baud_clk),
3
  .rx_read(rs),
4
  .rx_data(data),
5
  .rx_in(rx),
6
  .rx_empty(),
7
  .rx_busy()

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.