EmbDev.net

Forum: FPGA, VHDL & Verilog verilog module to NULL


Author: korte (Guest)
Posted on:

Rate this post
0 useful
not useful
I created a complex module.
Not all output using all the time.
How can I redirect the unused outputs too "null".

sample:

 uart_rx rx1 (.reset(uart_rst),
  .rxclk(baud_clk),
  .rx_read(rs),
  .rx_data(data),
  .rx_in(rx),
  .rx_empty( to null),
  .rx_busy(to null)

Author: Guest (Guest)
Posted on:

Rate this post
0 useful
not useful
Just dont use them:
 uart_rx rx1 (.reset(uart_rst),
  .rxclk(baud_clk),
  .rx_read(rs),
  .rx_data(data),
  .rx_in(rx),
  .rx_empty(),
  .rx_busy()

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.