EmbDev.net

Forum: ARM programming with GCC/GNU tools wildcards in makefile


von Dustin S. (dbrazeau)


Rate this post
useful
not useful
I am having a little trouble using wildcards in my make file this is
what I have:

%.obj :  %.asm
  @echo File: $*.asm
  @$(ASM) $(ASM_FLAGS) GNU_$*.asm
  @cp GNU_$*.o $(OBJ)/$*.obj
  @rm GNU_$*.o

I have two asm files File.asm and GNU_File.asm and I only want to
compile GNU_File.asm and not File.asm.  How do I do this?

Thanks,
DB

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.