Forum: FPGA, VHDL & Verilog

Programmable logic

Subject Author Replies Last post
sticky FPGA development resources Andreas Schwarz 10
vhdl c# compiling kobi 3
DDR2 connecting Jost 0
DE0nano + OV7670 - managed to get image but its weird Szymon Szymonowski 1
using expression in instatiation guest 0
Automated Validation of Combinational Circuit edadev55 0
Design verification in FPGA Deepika Aa 3
Zooming, Brightness, & Contrast Program ov7670 With Spartan 6 Freddy Silaban 6
Problems with XCanPs_CfgInitialize on Zynq 7000 flash_mccool 1
Common Counter FSM Reset bumo 4
single purpose vhdl spi slave Chris 2
Need a encryption code VINITH KANNAN 1
Checking the validity of std_logic_vector value @testbench VHDL learner 2
help please.:) Atis 6
handling two dimensional array using vhdl Sanghamitra Debnath 2
color space conversion hardware for 4k video rising_Edge 1
Signed Addition overflow in VHDL jeorges FrenchRivera 9
How to set Attribute noopt VHDLbeginner123 0
vhdl code simulation Ali abbass Zoraghchian 1
arbiter using verilog ANURAG SHANKHDHAR 0
fail to program FPGA jiang 3
Signal debouncing for high speed and accuracy Chris Customchris 4
Zedboard Sensor project eypecks 2
signal conversion using a FPGA Ruchi 3
vhdl professionally coding Jamshid Mohamadi 5
Recover Program in FPGA Chaimae 5
What is IP-XACT exactly and what is that XML format? Sarang Samangadkar 1
Implementation error due to UCF FILE (MOJO) George Saman 1
How to create our own IP core in Xilinx ? Sarang SSS 2
locked Digital to analog converter in ModelSim nelson george 5
Optical Receiver for PPM: Which hardware is best suited? David Veit 3
Lcdtft application is not working vijaya lakshmi 8
how to read data from a ddr3 sdram? Hamid Kavian Athar 4
UART on PCIe device is not working Viya Vijayan 2
ADC -FPGA interfacing niharika gupta 10
How to connect two FPGAs and get the speed of 40 Gbit/s Komo 6
KC705 Aurora Rick Mao 0
How to create .coe file in Xilinx core generation Sarang SSS 1
Verilog Code for 4 32 bit numbers sorting in Ascending order Chaitanya Bommu 5
export port from altera qsys to verilog toplevel wrapper or fpga IO pins anonymous dude 1
Give a variable input to Spartan 3E Nirav Bhatt 1
The difference between test bench and test on DE1 board mrquan 1
bad synchronous description - ISE synthesis error Farzam 2
Max10 Application in CFM0 - Dualimage Eggi 1
Ethernet: No data useful on eth_rxd (Arty Board) Jonas 5
why core current of Virtex or Spartan-II is so large? Ivan Abramovich 3
VHDL JK FlipFlop Error, Please help D4N 005H 10
Speed up Modelsim Simulation Andy 7
ADC VHDL program pall 2
Alternatiive to reduce the number of logic elements in division Vik 2
quartus prime vs Xilinx ISE Payel Banerjee 1